diff options
| author | John-Mark Bell <jmb@netsurf-browser.org> | 2022-06-01 10:28:20 +0100 |
|---|---|---|
| committer | John-Mark Bell <jmb@netsurf-browser.org> | 2022-11-03 13:22:32 +0000 |
| commit | cac8541a13731634ab23e355439b44b817ea1b61 (patch) | |
| tree | 0e73a8ee3a1930cf183ebda54c52f116f1e57e2b | |
| parent | a7028d0ec5f7902221ea41bf5577765521a93860 (diff) | |
| download | toolchains-cac8541a13731634ab23e355439b44b817ea1b61.tar.gz toolchains-cac8541a13731634ab23e355439b44b817ea1b61.tar.bz2 | |
Disable halfword accesses by default.
We don't want these at all until such time as we drop support for
the Risc PC. Due to the unique way that its bus operates (it was
designed for armv3 parts), 16bit accesses fail horribly, even if
the CPU supports armv4 (like StrongARM does). Disabling this by
default ensures that everything built by this toolchain should
run happily on such systems (unless someone explicitly opts in to
LDRH/STRH generation by passing -mhalfword-accesses). Note that
other armv4 access instructions (such as LDRSB) are not affected
by this option at all.
| -rw-r--r-- | arm-riscos-gnueabihf/recipes/patches/gccsdk/gcc-default-no-halfword-access.p | 13 |
1 files changed, 13 insertions, 0 deletions
diff --git a/arm-riscos-gnueabihf/recipes/patches/gccsdk/gcc-default-no-halfword-access.p b/arm-riscos-gnueabihf/recipes/patches/gccsdk/gcc-default-no-halfword-access.p new file mode 100644 index 0000000..400341f --- /dev/null +++ b/arm-riscos-gnueabihf/recipes/patches/gccsdk/gcc-default-no-halfword-access.p @@ -0,0 +1,13 @@ +Index: gcc/gcc.config.arm.arm.opt.p +=================================================================== +--- gcc/gcc.config.arm.arm.opt.p (nonexistent) ++++ gcc/gcc.config.arm.arm.opt.p (working copy) +@@ -5,7 +5,7 @@ + that may trigger Cortex-M3 errata. + + +mhalfword-access +-+Target Report Var(halfword_access) Init(1) +++Target Report Var(halfword_access) Init(0) + +Enable halfword memory accesses. + + + munaligned-access |